

VNQ830PEP

QUAD CHANNEL HIGH SIDE DRIVER

TARGET SPECIFICATION

TYPE	R _{DS(on)}	I _{OUT}	V _{CC}
VNQ830PEP	60 mΩ (*)	14 A (*)	36 V

(*) Per each channel

- **CMOS COMPATIBLE INPUTS**
- OPEN DRAIN STATUS OUTPUTS
- ON STATE OPEN LOAD DETECTION
- OFF STATE OPEN LOAD DETECTION
- SHORTED LOAD PROTECTION
- UNDERVOLTAGE AND OVERVOLTAGE SHUTDOWN
- LOSS OF GROUND PROTECTION
- VERY LOW STAND-BY CURRENT
- REVERSE BATTERY PROTECTION (**)

DESCRIPTION


The VNQ830PEP is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology, intended for driving any kind of load with one side connected to ground.

Active V_{CC} pin voltage clamp protects the device



against low energy spikes (see ISO7637 transient compatibility table). Active current limitation combined with thermal shutdown and automatic restart protects the device against overload. The device detects open load condition both in on and off state. Output shorted to $V_{\rm CC}$ is detected in the off state.Device automatically turns off in case of ground pin disconnection.

BLOCK DIAGRAM



(**) See application schematic at page 8


Rev. 1

June 2004 1/12


ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	41	V
- V _{CC}	Reverse DC Supply Voltage	- 0.3	V
- I _{GND}	DC Reverse Ground Pin Current	- 200	mA
I _{OUT}	DC Output Current	Internally Limited	Α
- I _{OUT}	Reverse DC Output Current	- 12	А
I _{IN}	DC Input Current	+/- 10	mA
I _{STAT}	DC Status Current	+/- 10	mA
	Electrostatic Discharge (Human Body Model: R=1.5KΩ; C=100pF)		
	- INPUT	4000	V
V _{ESD}	- STATUS	4000	V
	- OUTPUT	5000	V
	- V _{CC}	5000	V
P _{tot}	Power Dissipation T _C =25°C	83	W
Tj	Junction Operating Temperature	Internally Limited	°C
T _c	Case Operating Temperature	- 40 to 150	°C
T _{stg}	Storage Temperature	- 55 to 150	°C

CONFIGURATION DIAGRAM (TOP VIEW) & SUGGESTED CONNECTIONS FOR UNUSED AND N.C. PINS



CURRENT AND VOLTAGE CONVENTIONS



THERMAL DATA

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case	1.5	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	52 (*)	°C/W

^(*) When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35μm thick). Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS (8V<V $_{CC}$ <36V; -40°C< T $_j$ <150°C, unless otherwise specified) POWER OUTPUT

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{CC}	Operating Supply Voltage		5.5	13	36	V
V _{USD}	Undervoltage Shut-down		3	4	5.5	V
V _{OV}	Overvoltage Shut-down		36			V
R _{ON} (*)	On State Resistance	I _{OUT} =2A; T _j =25 °C			60	mΩ
NON ()	On State Nesistance	I _{OUT} =2A; V _{CC} > 8V			120	mΩ
		Off State; V _{CC} =13V; V _{IN} =V _{OUT} =0V		20	60	μΑ
I _S	Supply Current	Off State; V_{CC} =13V; V_{IN} = V_{OUT} =0V; T_j =25°C		20	40	μА
		On State; V _{CC} =13V; V _{IN} =5V; I _{OUT} =0A		8.5	13.5	mA
I _{L(off1)} (**)	Off State Output Current	V _{IN} =V _{OUT} =0V	0		50	μΑ
I _{L(off2)} (**)	Off State Output Current	V _{IN} =0V; V _{OUT} =3.5V	-75		0	μΑ
I _{L(off3)} (**)	Off State Output Current	$V_{IN}=V_{OUT}=0V; V_{CC}=13V; T_j=125^{\circ}C$			5	μΑ
I _{L(off4)} (**)	Off State Output Current	V _{IN} =V _{OUT} =0V; V _{CC} =13V; T _j =25°C			3	μΑ

(**) Per each channel

SWITCHING ($V_{CC} = 13V$)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
t _{d(on)}	Turn-on Delay Time	R_L =6.5 Ω from V_{IN} rising edge to V_{OUT} =1.3 V		30		μs
t _{d(off)}	Turn-off Delay Time	$V_{\text{OUT}} = 11.7 \text{V}$ falling edge to		30		μs
dV _{OUT} / dt _(on)	Turn-on Voltage Slope	R_L =6.5 Ω from V_{OUT} =1.3 V to V_{OUT} =10.4 V		See relative diagram		V/μs
dV _{OUT} / dt _(off)	Turn-off Voltage Slope	R_L =6.5 Ω from V_{OUT} =11.7 V to V_{OUT} =1.3 V		See relative diagram		V/μs

LOGIC INPUT

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{IL}	Input Low Level				1.25	V
I _{IL}	Low Level Input Current	V _{IN} = 1.25V	1			μΑ
V_{IH}	Input High Level		3.25			V
I _{IH}	High Level Input Current	V _{IN} = 3.25V			10	μΑ
V _{I(hyst)}	Input Hysteresis Voltage		0.5			V
	Input Clamp Voltage	I _{IN} = 1mA	6	6.8	8	V
V_{ICL}	input Ciamp Voltage	I _{IN} = 1mA I _{IN} = -1mA		-0.7		V

ELECTRICAL CHARACTERISTICS (continued)

V_{CC} - OUTPUT DIODE

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _F	Forward on Voltage	-I _{OUT} =1.3A; T _i =150°C			0.6	V

STATUS PIN

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{STAT}	Status Low Output Voltage	I _{STAT} = 1.6 mA			0.5	V
I _{LSTAT}	Status Leakage Current	Normal Operation; V _{STAT} = 5V			10	μΑ
C _{STAT}	Status Pin Input Capacitance	Normal Operation; V _{STAT} = 5V			100	pF
V _{SCL}	Status Clamp Voltage	I _{STAT} = 1mA	6	6.8	8	V
V SCL	Status Clamp Voltage	I _{STAT} = - 1mA		-0.7		V

PROTECTIONS (Per each channel) (See note 1)


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
T _{TSD}	Shut-down Temperature		150	175	200	°C
T _R	Reset Temperature		135			°C
T _{hyst}	Thermal Hysteresis		7	15		°C
t _{SDL}	Status Delay in Overload Conditions	$T_j > T_{TSD}$			20	μs
I _{lim}	Current limitation	V _{CC} =13V 5.5V < V _{CC} < 36V	14	18	23 23	A A
V _{demag}	Turn-off Output Clamp Voltage	I _{OUT} =2A; L= 6mH	V _{CC} -41	V _{CC} -48	V _{CC} -55	V

Note 1: To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.


OPENLOAD DETECTION

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
1	Openload ON State	V _{IN} =5V	35	70	140	mA
I_{OL}	Detection Threshold	VIN=3 V	35	70	140	IIIA
4	Openload ON State	1 00			200	
t _{DOL(on)}	Detection Delay	I _{OUT} =0A			200	μs
	Openload OFF State		4 =	0.5	0.5	
V_{OL}	Voltage Detection Threshold	V _{IN} =0V	1.5	2.5	3.5	V
T _{DOL(off)}	Openload Detection Delay at Turn Off				1000	μs

OPEN LOAD STATUS TIMING (with external pull-up)




OVER TEMP STATUS TIMING



47/

Switching time Waveforms



TRUTH TABLE

CONDITIONS	INPUT	OUTPUT	STATUS
Normal Operation	L	L	Н
rtermar operation	Н	Н	H
	L	L	Н
Current Limitation	Н	X	$(T_j < T_{TSD}) H$ $(T_i > T_{TSD}) L$
	Н	X	(T _j > T _{TSD}) L
Overtemperature	L	L	H
Overtemperature	Н	L	L
Undervoltage	L	L	X
Oridervoltage	Н	L	X
Overvoltage	L	L	Н
Overvoltage	Н	L	H
Output Voltage > V	L	Н	L
Output Voltage > V _{OL}	Н	Н	H
Output Current < I _{OL}	L	L	Н
Output Current < IOL	H	Н	L


ELECTRICAL TRANSIENT REQUIREMENTS ON $\mathbf{V}_{\mathbf{CC}}$ PIN

ISO T/R 7637/1	TEST LEVELS					
Test Pulse	I	II	III	IV	Delays and Impedance	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω	
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω	
3a	-25 V	-50 V	-100 V	-150 V	0.1 μs 50 Ω	
3b	+25 V	+50 V	+75 V	+100 V	0.1 μs 50 Ω	
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω	
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω	

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS				
	I	II	III	IV	
1	С	С	С	С	
2	С	С	С	С	
3a	С	С	С	С	
3b	С	С	С	С	
4	С	С	С	С	
5	С	Е	Е	Е	


CLASS	CONTENTS	
С	All functions of the device are performed as designed after exposure to disturbance.	
Е	One or more functions of the device is not performed as designed after exposure and cannot be returned to proper operation without replacing the device.	

Figure 1: Waveforms



477

APPLICATION SCHEMATIC



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the $R_{\mbox{\footnotesize{GND}}}$ resistor.

- 1) $R_{GND} \le 600 \text{mV} / I_{S(on)max}$
- 2) $R_{GND} \ge (-V_{CC}) / (-I_{GND})$

where -I_{GND} is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in $\rm R_{GND}$ (when $\rm V_{CC}\mbox{<}0:$ during reverse battery situations) is:

$$P_{D} = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} \ ^{\star} R_{GND}$) in the input thresholds and the status output values. This shift will vary

depending on how many devices are ON in the case of several high side drivers sharing the same $R_{GND}\!.$

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode ($D_{\mbox{GND}}$) in the ground line.

A resistor $(R_{GND}=1k\Omega)$ should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (≃600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT and STATUS lines are also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT and STATUS pin is to leave them unconnected.

LOAD DUMP PROTECTION

 D_{Id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

μC I/Os PROTECTION:

If a ground protection network is used and negative transient are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the μC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of μC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of μC I/Os.

 $-V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$ Calculation example:

For V CCpeak = - 100V and I latchup \geq 20mA; V OHµC \geq 4.5V $5k\Omega \leq$ R prot \leq 65k $\Omega.$

Recommended R_{prot} value is $10k\Omega$.

OPEN LOAD DETECTION IN OFF STATE

Off state open load detection requires an external pull-up resistor (R_{PU}) connected between OUTPUT pin and a positive supply voltage (V_{PU}) like the +5V line used to supply the microprocessor.


The external resistor has to be selected according to the following requirements:

- no false open load indication when load is connected: in this case we have to avoid V_{OUT} to be higher than V_{Olmin}; this results in the following condition V_{OUT}=(V_{PU}/(R_L+R_{PU}))R_L<V_{Olmin}.
- 2) no misdetection when load is disconnected: in this case the V_{OUT} has to be higher than V_{OLmax} ; this results in the following condition $R_{PU} < (V_{PU} V_{OLmax}) / I_{L(off2)}$.

Because $I_{s(OFF)}$ may significantly increase if V_{out} is pulled high (up to several mA), the pull-up resistor R_{PU} should be connected to a supply that is switched OFF when the module is in standby.


The values of $V_{OLmin},\,V_{OLmax}$ and $I_{L(off2)}$ are available in the Electrical Characteristics section.

Open Load detection in off state



PowerSSO-24TM MECHANICAL DATA

	mm.		
DIM.	MIN.	ТҮР	MAX.
A	1.9		2.22
A2	1.9		2.15
a1	0		0.07
b	0.34	0.4	0.46
С	0.23		0.32
D	10.2		10.4
Е	7.4		7.6
е		0.8	
e3		8.8	
G			0.1
G1		7	0.06
Н	10.1		10.5
h			0.4
L	0.55		0.85
N			10°
X	3.9		4.3
Y	6.1		6.5



REVISION HISTORY

Date	Revision	Description of Changes	
June 2004	1	- Current and voltage convention update (page 2).	
		- "Configuration diagram (top view) & suggested connections for unused and n.c. pins" insertion (page 2).	
		- V _{CC} - OUTPUT DIODE section update (page 4).	
		- PROTECTIONS note insertion (page 4).	
		- Disclamers update (page 11).	

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a trademark of STMicroelectronics. All other names are the property of their respective owners

 $\ensuremath{\texttt{©}}$ 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

http://www.st.com